azonenberg, 18 days ago @thezoq2 Yeah I wish they used _ which is what SystemVerilog uses. ' is a bit strange.
@thezoq2 Yeah I wish they used _ which is what SystemVerilog uses. ' is a bit strange.