@azonenberg I understand, it's not relevant to this design, and I don't know exactly what chip you are using here, but... wouldn't vbat leak via that unused GPIO? (assuming, e.g. VDDIO, if there is such a thing, being zero when powered off, and the battery then feeding into the io-structure)